Metal-gate and high-κ are the vital key technologies for highly scaled CMOS devices to reduce the intolerably large gate leakage current and DC power dissipation [1]- [6] . Unfortunately, the Fermi-level pinning at metal-gate and high-κ interface causes the undesired large threshold voltage (V t ) in MOSFETs. Although high-κ n-MOSFET using TaC has shown low effective work function (φ m,eff ) and good device performances [1]-[2], work is still needed to develop metal gated high-κ n-MOSFET [2], [5] and deal with the φ m,eff reduction by Fermi-level pinning. In this paper, use of TbN metal gate for high-κ n-MOS devices is presented. The Tb has lower work function in Lanthanide that previously gave TbN low electron barrier to Si contact [8] . However, the TbN/HfO 2 showed large leakage current and failed. To further improve the thermal stability, the robust HfO x N y by combining high diffusion-barrier N 2 and oxynitride with HfO 2 is proposed. The TbN/HfO x N y showed good low φ m,eff of 4.35 eV and high electron mobility of 205 cm 2 /Vs. These results are comparable with or better than those for other reported metal-gate/high-κ n-MOSFETs [5] .
Introduction
Metal-gate and high-κ are the vital key technologies for highly scaled CMOS devices to reduce the intolerably large gate leakage current and DC power dissipation [1] - [6] . Unfortunately, the Fermi-level pinning at metal-gate and high-κ interface causes the undesired large threshold voltage (V t ) in MOSFETs. Although high-κ n-MOSFET using TaC has shown low effective work function (φ m,eff ) and good device performances [1] - [2] , work is still needed to develop metal gated high-κ n-MOSFET [2] , [5] and deal with the φ m,eff reduction by Fermi-level pinning. In this paper, use of TbN metal gate for high-κ n-MOS devices is presented. The Tb has lower work function in Lanthanide that previously gave TbN low electron barrier to Si contact [8] . However, the TbN/HfO 2 showed large leakage current and failed. To further improve the thermal stability, the robust HfO x N y by combining high diffusion-barrier N 2 and oxynitride with HfO 2 is proposed. The TbN/HfO x N y showed good low φ m,eff of 4.35 eV and high electron mobility of 205 cm 2 /Vs. These results are comparable with or better than those for other reported metal-gate/high-κ n-MOSFETs [5] .
Experiments
Standard p-type Si wafers, with a resistivity of 1~10 Ω-cm, were used in this study. After device isolation and active area definition, the gate-last n + source-drain regions were formed by the phosphorus ion implantation at 35 KeV. The HfO x N y high-κ gate dielectric was formed on Si wafer by depositing HfO 2 using PVD, a post-deposition anneal (PDA), NH 3 plasma surface nitridation and followed a second 800 o C PDA. Subsequently, the metal gate was formed by depositing 100 nm Tb using PVD and 20 nm Mo using PVD, patterned and annealing at 400-800 o C RTA in nitrogen ambient for 30 sec [2] , [7] . Here the Mo is needed to cover the Tb and prevent oxidation during RTA silicidation. For comparison we also fabricated Al-and Tb-gated devices on HfO x N y . The fabricated n-MOS devices were characterized by C-V and I-V measurements.
Results and Discussion
Figures 1 and 2 show the C-V and J-V characteristics for TbN/HfO x N y and control Al/ HfO x N y capacitors, annealed at different RTA temperatures. The Al-gated capacitor was used as a reference, which shows a little Fermi-level pinning on high-κ dielectrics due to the low temperature process with less interface reaction [3] , [4] . The shift of the C-V curves with different gate electrodes is mainly due to the different work functions since the relative low temperature thermal cycle has less effect on high-κ dielectric. Using the robust HfO x N y , the thermal stability was improved with a very low leakage current of 2.0×10 -5 A/cm at -1 V with an equivalent oxide thickness (EOT) of ~1.3 nm. The decreasing flat band voltage (V fb ) with increasing RTA temperature for TbN/HfO x N y capacitors may be due to increased Tb diffusion toward the HfO x N y surface, increasing the work function. This is shown by the large V fb shift of TbN/HfO x N y to Al/HfO x N y .
The work function of prepared samples were accurately determined from the flat band voltage (V fb ) as a function different HfO x N y thickness. The extracted work function for Al and TbN are 4.1 and 4.35 eV, respectively. It is important to note that wide V fb tuning range is possible using TbN for high-k gate dielectric. To further understand the preserved shift of V fb with increasing RTA temperature, X-ray diffraction (XRD) measurements were also made. Figure 3 shows the XRD profiles of the TbN/HfO x N y stacked structures. X-ray analysis of the as-deposited and annealed TbN films Based on experimental results presented above, it reveals that good thermal stability up to 800 o C, reasonable low φ m,eff of 4.35 eV, high peak electron mobility of 205 cm 2 /V-s, and a low gate dielectric leakage current can be simultaneously achieved in TbN/HfO x N y MOS capacitors. 
Conclusion
Good device performance has been demonstrated for TbN/HfO x N y n-MOSFETs including a low φ m,eff , good thermal stability and a electron mobility close to universal mobility values. This promising n-MOS device has the merit that it is process-compatible with existing VLSI lines.
